ssi_bitops.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. /**************************************************************************************
  2. * Copyright (c) 2016-2017, ARM Limited or its affiliates. All rights reserved *
  3. * *
  4. * This file and the related binary are licensed under the following license: *
  5. * *
  6. * ARM Object Code and Header Files License, v1.0 Redistribution. *
  7. * *
  8. * Redistribution and use of object code, header files, and documentation, without *
  9. * modification, are permitted provided that the following conditions are met: *
  10. * *
  11. * 1) Redistributions must reproduce the above copyright notice and the *
  12. * following disclaimer in the documentation and/or other materials *
  13. * provided with the distribution. *
  14. * *
  15. * 2) Unless to the extent explicitly permitted by law, no reverse *
  16. * engineering, decompilation, or disassembly of is permitted. *
  17. * *
  18. * 3) Redistribution and use is permitted solely for the purpose of *
  19. * developing or executing applications that are targeted for use *
  20. * on an ARM-based product. *
  21. * *
  22. * DISCLAIMER. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND *
  23. * CONTRIBUTORS "AS IS." ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT *
  24. * NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, *
  25. * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE *
  26. * COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, *
  27. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED *
  28. * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR *
  29. * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF *
  30. * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING *
  31. * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS *
  32. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. *
  33. **************************************************************************************/
  34. /*!
  35. * \file ssi_bitops.h
  36. * Bit fields operations macros.
  37. */
  38. #ifndef _SSI_BITOPS_H_
  39. #define _SSI_BITOPS_H_
  40. #define BITMASK(mask_size) (((mask_size) < 32) ? \
  41. ((1UL << (mask_size)) - 1) : 0xFFFFFFFFUL)
  42. #define BITMASK_AT(mask_size, mask_offset) (BITMASK(mask_size) << (mask_offset))
  43. #define BITFIELD_GET(word, bit_offset, bit_size) \
  44. (((word) >> (bit_offset)) & BITMASK(bit_size))
  45. #define BITFIELD_SET(word, bit_offset, bit_size, new_val) do { \
  46. word = ((word) & ~BITMASK_AT(bit_size, bit_offset)) | \
  47. (((new_val) & BITMASK(bit_size)) << (bit_offset)); \
  48. } while (0)
  49. /* Is val aligned to "align" ("align" must be power of 2) */
  50. #ifndef IS_ALIGNED
  51. #define IS_ALIGNED(val, align) \
  52. (((uint32_t)(val) & ((align) - 1)) == 0)
  53. #endif
  54. #define SWAP_ENDIAN(word) \
  55. (((word) >> 24) | (((word) & 0x00FF0000) >> 8) | \
  56. (((word) & 0x0000FF00) << 8) | (((word) & 0x000000FF) << 24))
  57. #ifdef BIG__ENDIAN
  58. #define SWAP_TO_LE(word) SWAP_ENDIAN(word)
  59. #define SWAP_TO_BE(word) word
  60. #else
  61. #define SWAP_TO_LE(word) word
  62. #define SWAP_TO_BE(word) SWAP_ENDIAN(word)
  63. #endif
  64. /* Is val a multiple of "mult" ("mult" must be power of 2) */
  65. #define IS_MULT(val, mult) \
  66. (((val) & ((mult) - 1)) == 0)
  67. #define IS_NULL_ADDR(adr) \
  68. (!(adr))
  69. #endif /*_SSI_BITOPS_H_*/